Popular repositories Loading
-
-
-
My_frist_CPU_RV32I_20260828
My_frist_CPU_RV32I_20260828 PublicAn FPGA learning project via the implementation of the RV32I instruction set.
SystemVerilog
-
FPGA_Lab
FPGA_Lab PublicA hands-on FPGA lab featuring a growing collection of standalone RTL modules and peripheral controllers built during my FPGA learning journey, including UART, USB, and other commonly used hardware …
SystemVerilog
-
ESP-NOW-DAP
ESP-NOW-DAP PublicMy vibe-coding debut 🚀 — a wireless CMSIS-DAP debugger with UART bridging, powered by dual ESP32-S3s and ESP-NOW.
C
Something went wrong, please refresh the page to try again.
If the problem persists, check the GitHub status page or contact support.
If the problem persists, check the GitHub status page or contact support.