Update: align tensormap_and_ringbuffer across A2/A3 and A5 - #1795
Conversation
|
Important Review skippedAuto incremental reviews are disabled on this repository. Please check the settings in the CodeRabbit UI or the ⚙️ Run configurationConfiguration used: Organization UI Review profile: CHILL Plan: Pro Plus Run ID: You can disable this status message by setting the Use the checkbox below for a quick retry:
📝 WalkthroughWalkthroughThe PR updates A2/A3 and A5 documentation for the revised AICore handshake. It replaces Phase 1 readiness references with Phase 2 register-window publication, clarifies task and shutdown signaling, and updates profiling head-resolution timing and API names. ChangesAICore handshake and profiling protocol
Estimated code review effort: 2 (Simple) | ~10 minutes Possibly related PRs
Poem
🚥 Pre-merge checks | ✅ 4 | ❌ 1❌ Failed checks (1 warning)
✅ Passed checks (4 passed)
Thanks for using CodeRabbit! It's free for OSS, and your support helps us grow. If you like it, consider giving us a shout-out. Comment |
There was a problem hiding this comment.
Actionable comments posted: 3
🤖 Prompt for all review comments with AI agents
Verify each finding against current code. Fix only still-valid issues, skip the
rest with a brief reason, keep changes minimal, and validate.
Inline comments:
In `@src/a2a3/platform/onboard/aicore/kernel.cpp`:
- Around line 74-78: Update the readiness comment in the kernel flow to document
`block_idx + 1` as the value assigned to `my_hank->aicore_done`, matching the
implementation while leaving the surrounding polling steps unchanged.
In `@src/a2a3/runtime/host_build_graph/runtime/runtime.h`:
- Around line 70-76: Update the Phase 2 handshake documentation so AICore
reports the initial idle state before reading and caching the published task
pointer. Apply this ordering correction in the runtime handshake sections of
src/a2a3/runtime/host_build_graph/runtime/runtime.h (lines 70-76),
src/a2a3/runtime/tensormap_and_ringbuffer/runtime/runtime.h (lines 72-78),
src/a5/runtime/host_build_graph/runtime/runtime.h (lines 69-75), and
src/a5/runtime/tensormap_and_ringbuffer/runtime/runtime.h (lines 71-77); no
implementation changes are required.
In `@src/a2a3/runtime/tensormap_and_ringbuffer/aicore/aicore_executor.cpp`:
- Around line 50-63: Update the explanatory comment to replace both incorrect
hank->task references with my_hank->task, matching the handshake pointer
declared and used by the implementation.
🪄 Autofix
Fix all unresolved CodeRabbit comments on this PR:
- Push a commit to this branch (recommended)
- Create a new PR with the fixes
ℹ️ Review info
⚙️ Run configuration
Configuration used: Organization UI
Review profile: CHILL
Plan: Pro Plus
Run ID: c992a332-6027-4e54-ae14-f1cd50c737cf
📒 Files selected for processing (18)
src/a2a3/platform/include/aicore/aicore_profiling_state.hsrc/a2a3/platform/onboard/aicore/kernel.cppsrc/a2a3/platform/sim/aicore/kernel.cppsrc/a2a3/runtime/host_build_graph/aicore/aicore_executor.cppsrc/a2a3/runtime/host_build_graph/runtime/runtime.hsrc/a2a3/runtime/host_build_graph/runtime/scheduler/scheduler_cold_path.cppsrc/a2a3/runtime/tensormap_and_ringbuffer/aicore/aicore_executor.cppsrc/a2a3/runtime/tensormap_and_ringbuffer/runtime/runtime.hsrc/a2a3/runtime/tensormap_and_ringbuffer/runtime/scheduler/scheduler_cold_path.cppsrc/a5/platform/include/aicore/aicore_profiling_state.hsrc/a5/platform/onboard/aicore/kernel.cppsrc/a5/platform/sim/aicore/kernel.cppsrc/a5/runtime/host_build_graph/aicore/aicore_executor.cppsrc/a5/runtime/host_build_graph/runtime/runtime.hsrc/a5/runtime/host_build_graph/runtime/scheduler/scheduler_cold_path.cppsrc/a5/runtime/tensormap_and_ringbuffer/aicore/aicore_executor.cppsrc/a5/runtime/tensormap_and_ringbuffer/runtime/runtime.hsrc/a5/runtime/tensormap_and_ringbuffer/runtime/scheduler/scheduler_cold_path.cpp
15b92f9 to
f853f10
Compare
f853f10 to
668c1e9
Compare
|
这是一次范围清晰、验证充分的收敛 PR(CI 全绿,含 a2a3/a5 两条 onboard 硬件通道),整体方向正确。评审后有两处文档一致性问题建议修正,均不影响代码行为: 1. a2a3 的
|
Align TMR data structures, scheduler state, dependency handling, and runtime setup across architectures. Document the remaining intentional differences and synchronize the AICore swimlane readiness contracts.
668c1e9 to
9639a16
Compare
|
@ChaoZheng109 已处理:
|
Summary
tmr-a2a3-a5-alignment-backupchange onto the latestmainwhile retaining fixes that already landed upstream.Validation
pip install --no-build-isolation -e .pre-commit run --hook-stage committask-submit: 58 passed, 1 skipped; all 7 sweep-isolation failures passed in fresh isolated jobs (3 task-timing, 3 Worker L3, and the two-device SDMA case)task-submit: 4/4 passedFollow-up to #1779.
Relates to #1582.