Skip to content
View notbowen's full-sized avatar
😛
goon
😛
goon
80 followers · 167 following

Achievements

Achievement: Pair Extraordinairex3Achievement: Pull Sharkx3Achievement: QuickdrawAchievement: YOLO

Achievements

Achievement: Pair Extraordinairex3Achievement: Pull Sharkx3Achievement: QuickdrawAchievement: YOLO

Highlights

  • Pro

Organizations

@NullSec-SIG @404-unfound

Block or report notbowen

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Content in all repositories owned by your account will be closed.
Maximum 250 characters. Please don’t include any personal information such as legal names or email addresses. Markdown is supported. This note will only be visible to you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
notbowen/README.md

Hi, I'm Bowen 👋

My main interest is in programming languages & AI!

Occasionally, you might catch me attempting (and failing) at web & pwn CTF challenges.

Code Time

AI Code Time

Profile Views

Lines of code

I Mostly Code in Python

Rust                     20 repos            ███░░░░░░░░░░░░░░░░░░░░░░   11.30 % 
TypeScript               14 repos            ██░░░░░░░░░░░░░░░░░░░░░░░   07.91 % 
Ruby                     2 repos             ░░░░░░░░░░░░░░░░░░░░░░░░░   01.13 % 
Go                       2 repos             ░░░░░░░░░░░░░░░░░░░░░░░░░   01.13 % 
Astro                    2 repos             ░░░░░░░░░░░░░░░░░░░░░░░░░   01.13 %

💬 Banger Quotes

Some people, when confronted with a problem, think,
“I know, I’ll use threads,”
and then two they hav erpoblesms.

—Ned Batchelder

Pinned Loading

  1. RustBlog RustBlog Public

    [DEPRECATED] This is a site I created using Rust and SurrealDB to showcase all of my blog writings and projects that I have made so far!

    CSS 3

  2. advent-of-fpga-2025 advent-of-fpga-2025 Public

    Jane Street's Advent of FPGA 2025 challenge implemented in Hardcaml

    Verilog