Skip to content

Actions: riseproject-dev/executorch

Actions

All workflows

Actions

Loading...
Loading

Showing runs from all workflows
568 workflow runs
568 workflow runs

Filter by Workflow

⌥ + click/return to exclude

Filter by Event

⌥ + click/return to exclude

Filter by Status

⌥ + click/return to exclude

Filter by Branch

⌥ + click/return to exclude

Filter by Actor

⌥ + click/return to exclude
Test ARM Backend Test ARM Backend #52: Scheduled
Queued main
main
Queued
nightly nightly #36: Scheduled
Queued main
main
Queued
RISC-V RISC-V #33: Scheduled
Queued main
main
Queued
Apple Apple #38: Scheduled
14s main
main
14s
Android Release Artifacts Android Release Artifacts #35: Scheduled
Queued main
main
Queued
Cadence Build & Test Cadence Build & Test #54: Scheduled
Queued main
main
Queued
Pico2 Build Validation Pico2 Build Validation #37: Scheduled
Queued main
main
Queued
Test ARM Backend Test ARM Backend #51: Scheduled
23h 32m 40s main
main
23h 32m 40s
nightly nightly #35: Scheduled
23h 42m 56s main
main
23h 42m 56s
RISC-V RISC-V #32: Scheduled
22h 55m 38s main
main
22h 55m 38s
Apple Apple #37: Scheduled
19s main
main
19s
Android Release Artifacts Android Release Artifacts #34: Scheduled
1d 0h 0m 9s main
main
1d 0h 0m 9s
Cadence Build & Test Cadence Build & Test #53: Scheduled
23h 33m 41s main
main
23h 33m 41s
Pico2 Build Validation Pico2 Build Validation #36: Scheduled
23h 50m 7s main
main
23h 50m 7s
Test ARM Backend Test ARM Backend #50: Scheduled
23h 53m 11s main
main
23h 53m 11s
nightly nightly #34: Scheduled
23h 44m 55s main
main
23h 44m 55s
RISC-V RISC-V #31: Scheduled
1d 0h 0m 2s main
main
1d 0h 0m 2s
Apple Apple #36: Scheduled
17s main
main
17s
Android Release Artifacts Android Release Artifacts #33: Scheduled
1d 0h 0m 10s main
main
1d 0h 0m 10s
Cadence Build & Test Cadence Build & Test #52: Scheduled
1d 0h 0m 2s main
main
1d 0h 0m 2s
docker-builds docker-builds #22: Scheduled
1d 0h 0m 2s main
main
1d 0h 0m 2s
Pico2 Build Validation Pico2 Build Validation #35: Scheduled
1d 0h 0m 2s main
main
1d 0h 0m 2s
Test ARM Backend Test ARM Backend #49: Scheduled
1d 0h 0m 3s main
main
1d 0h 0m 3s
nightly nightly #33: Scheduled
1d 0h 0m 2s main
main
1d 0h 0m 2s
RISC-V RISC-V #30: Scheduled
1d 0h 0m 3s main
main
1d 0h 0m 3s