TruVium HDL Development Environment
-
Updated
Feb 16, 2026 - Shell
TruVium HDL Development Environment
Software-defined virtual FPGA on ESP32-S3 N16R8. Runs LUT4-based designs entirely in software with a full HDL toolchain, 4K LUT capacity, and an integrated RV32I RISC-V CPU.
Basic 8-bit vending maching processor design
CSE4218 VLSI Design Lab Materials Notes and Lab works
To associate your repository with the vsli topic, visit your repo's landing page and select "manage topics."